Appl No. 10/016800   *PATENT*
                                    IBM Docket No. RAL920000126US1

REMARKS

This amendment is in response to the Office Action mailed July 23, 2004.

Claims 1-24 are rejected under 35 USC 112, second paragraph, as being indefinite for failure to point out and distinctly claim the subject matter which applicants regard as invention.

Regarding claims 1-10, 23 and 24, they are rejected because, according to the Examiner, it is not clear what is meant by "one of each being located on the first substrate and the second substrate onto the chip to chip bus Interface subsystem". In response, the claim is amended to remove this language.

Claim 6 is further rejected because of lack of antecedent for "said second transmission systems" on lines 2-3 of claim 6. In response, "systems" Is changed to "system".

Claim 9 is rejected because, according to the Examiner, it is not clear what is meant by "a generator response to one of said requests to generate a message" on lines 4-5. In response, claim 9 is amended as shown above.

Claims 11 and 12-17 are rejected because, according to the Examiner, it is not clear what is meant by "a relatively wide data bus" on lines 9-10 of claim 11. In response the claims are amended as shown above.

- 13 -

Appl No. 10/016800   ***PATENT***
                                               IBM Docket No. RAL920000126US1

Claim 13 is rejected for reasons set forth on page 2 of the Office Action. In response, claim 13 is amended as set forth above. We believe the amendment removes the basis for the Examiner's rejection.

Claims 18-22 are rejected because, according to the Examiner, it is not clear what is meant by "a wide internal ASIC bus" on line 10. In response, the claims are amended as shown above. It is believed that this amendment removes the basis upon which the Examiner based the rejection.

Claims 5 and 6 objected to for reasons set forth on page 3 of the Office Action. In response, the claims are amended as shown above. With this amendment applicants contend the basis for the Examiner's objection is now removed.

Claims 1, 2 and 7 are rejected under 35 USC 102(b) as being anticipated by Finney et al. U.S. Patent number 5,845,072.

Finney patent describes a system having an on chip freeway that facilitates parallel and pipeline data flow between macros with common interface on the chip (column 4, lines 43-67 and Abstract). Claim 1 is amended as set forth above. Claims 2 and 7 include the amendment due to their dependency on claim 1. In essence the amendment provides two non-serial buses of different footprints and a chip to chip macro subsystem which changes the footprint so that data is accommodated on both buses. As used in the specification footprint or bus width relates to the number of data bit lines in each bus. This feature is not suggested in Finney. It is settled law that in order for a reference to anticipate claims under 35 USC 102 every element features and functions of the claim must be found in a single reference. As argued above the claim in its amended form provides features which

- 14 -

Appl No. 10/016800   **PATENT**
                                        IBM Docket No. RAL920000126US1

are not suggested in Finney. As a consequence, claims 1, 2 and 7 are not anticipated by the reference.

Claim 26 and 27 are rejected under 35 USC 102(e) as being anticipated by Luke et al. U.S. Patent No. 6,505,267 B2.

U.S. Patent 6,505,267 (Luke) describes a universal serial bus (USB) bridge 16 (Figure 1) which receives serial data from a serial port of a host computer 12 on the serial bus 14 and converted to distribute parallel ports of peripheral device 20. In the reference conversion is performed from a serial bus to parallel ports. In contrast, in the amended claims 26 and 27 conversion goes from parallel bus to parallel bus. As argued above and incorporated herein by reference the law as it applies to a rejection under 35 USC 102 requires that every element in the rejected claim be found in a single reference. As pointed out above the claim requires conversion from one parallel bus to a narrower parallel bus. This feature is not found or suggested in Luke. As a consequence claims 26 and 27 are now patentable over Luke et al.

In reviewing claim 25 which has been allowed it is noted that in line 5, second chip to chip macro is mounted on the data flow chip. This is an error. Instead, the second chip to chip macro is mounted on the schedule chip. As a consequence claim 25 is amended as set forth above.

- 15 -

Appl No. 10/016800   ***PATENT***
                                          IBM Docket No. RAL920000126US1

     It is believed that the present amendment answers all the issues raised by the
Examiner. Reconsideration is hereby requested and an early allowance of all the claims is
solicited.

                         Respectfully Submitted,

                         Joscelyn G. Cockburn, Reg. No. 27,069
                         Attorney for Applicants
                         IBM Corporation
                         IP Law Dept 9CCA/B002
                         P.O. Box 12195
                         Research Triangle Park, NC 27709
                         Customer Number 25299

Phone: 919-543-9036
FAX: 919-254-2649

- 16 -